VILLACH
BESTES MATCH
... Verification of analog circuits by building test benches and running simulations using state-of-the-art simulation tools Follow-up of the layout phase until mask release Automate analog ... verification using dedicate tools as part of your learning experience Support other functions : circuit layout, concept engineering, post silicon test development, verification and product ...
